This paper addresses the problem of pattem noise encountered in single-stage delta-sigma modulators in the presence of a DC input signal. By utilizing state-space matrices, we explain the cause of these undesired cyclic pattems and show how a modulator's susceptibility to tonal behavior can be determined by inspection of the system matrix A. By example of two frequently used single-stage architectures, a 2nd and a 3'd order system, we demonstrate that simple topological modifications can render a given system immune to cyclic sequences. The two examples prove that this immunity can be achieved without visibly degrading the modulator's noise shaping capability. In fact, the modification applied to the 2nd order system even improves the quantization noise suppression.
INTRODUCTION
If the input of a single-stage delta-sigma modulator (DSM) remains constant over a sufficiently long time interval or varies very slowly, it is possible that the quantizer output stream becomes cyclic. Such an undesired periodic output pattem generates discrete noise components commonly referred to as tones. Due to the high oversampling rate (OSR), most of these tonal components will be located outside the modulator passband, where they do little harm. However, some cycles will be long enough to leave their signature in the band of interest, Le, between DC and fs/(Z OSR). Typically, the power of the resulting spectral components is very low. However, the human ear is particularly susceptible to discrete tones and their presence can seriously degrade the spurious free dynamic range (SFDR) of the entire system. Low order single-stage DSM's are particularly prone to exhibit tonal frequency components in their output spectrum.
Although great efforts have been applied to analyze the cyclic behavior of these systems [ 1, 2, 31 and mitigate this performance degrading effect by incorporating dithering schemes [4, 5, 6 , 71, there exists no comprehensive analysis procedure for higher order systems, which would allow a designer to predict the spectral distribution of possible limits cycles and their expected power levels.
This paper attempts to shed more light onto this subject by explaining the cause of limit cycles and suggesting some topological modifications that can prevent the occurrence of cyclic pattems altogether. Figure 1 shows a simplified block diagram of a discrete-time singlestage DSM topology. If we describe the linear, time-invariant (LTI) block of this discrete-time system in state-space notation, we can express the next state vector by the following matrix equation [SI
CAUSE OF LIMIT CYCLES
where A represents the N x N system matrix (of an N t h order system), while B and C denote the Nx 1 feedback and input vectors, respectively. Since we assume a single-bit quantizer, the output sequence can be written as
where ZT represents the quantizer input (generally a weighted sum of state variables) and P specifies the magnitude of the quantizer output, e.g. a fixed reference voltage.
The entire system can now be described by the following set of difference equations
If u(n) is equal to a constant a, we can rewrite these two difference equations as The superscripts n-gi and n-ki are exponents, which depend on the specific limit cycle sequence. Note that all powers of matrix A absent in the second term on the right hand side of equation 7 will appear in the third term. If the system is trapped in a limit cycle of length n, vector x(n) must be identical to its initial value x(0). We can therefore write
In most practical DSM circuits, matrix (I -A") turns out to be N-1 dimensional. In this case, matrix (I -A") is singular and there exist infinitely many solutions for x(0). In other words, each cyclic pattem possesses infinitely many initial conditions. Hence, limit cycles are very likely to occur. Ifwe subject matrix (I -A") to a singular value decomposition (SVD), we obtain where E1 is an N-1 xN-1 diagonal matrix.
The solutions for the initial state vector x(0) can now be parameterized by a l-dimensional vector as follows
where w represents an arbitrary scaling constant, which can be adjusted to find a specific initial condition.
TOPOLOGIES WITH HIGH IMMUNITY TO LIMIT CYCLES
will present a solution, which miniimizes this penalty or even improves the maximum SNDR.
We have shown in the previous section that cyclic patterns are bound to occur if the difference ve:ctor Ax between two ccmecutive states (cf. equation 6 ) is less than N-dimensional, in other words, if Ax is restricted to a subspace of the entire state !space. To illustrate this crucial poinb, let us consider the frequently used 2nd order DSM topology depicted in figure 2. If we include the proposed additional feedback: path 6 3 , the [A -I] matrix of this system becomes Evidently, the additional feedback b3 keeps the rank of matrix [A -112 equal to N=2. Tonal patterns should therefore rarely occur. As far as the noise noise shaping property of this modulator is concerned, b3 can even be beneficial, since the double integrator loop, comprising the coefficients b3 and u2, realizes a finite passband zero. To minimize the pasband quantization noise power, the gain of this zero loop should be chosen as If the coefficient product a2b3 satisfies equation 12, the quantization noise should be suppressed by an additional factor of 9/4 or 3.5 dB, respectively.
In the recent past, several practical solutions have been presented for the prevention of limit cycles. Since these undesired cyclic patters are relatively fragile [SI, they can be disrupted and thus terminated by a weak stochastic dither signal [4] . Alternative methods make use of the chaotic nature of a marginal stable DSM loop [5] or alter the system topology [6] . While all these methods can prevent tonal patters, they also penalize the maximum signal to noise plus distortion ratio (SNDR) of the system. In what follows, we "t As can be seen, the additional feedback e guarantees that the above matrix maintains rank N=3. In contrast to the 2nd order example, however, where the additional path improved the noise shaping property, the feedback e will degrade the noise suppression of this 3'd order system. To find an expression for the expected loss, we have inspected the modified noise transfer function (NTF). Since the resulting noise suppression is almost exclusively determined by the numerator of the NTF, we will only list this polynomial. The corresponding z-domain function is
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The last term in the above equation indicates that the additional feedback e creates an undesired leakage path for the quantization error. In order to minimize the resulting loss in noise suppression, e must be chosen just large enough to prevent tonal patterns. Since we cannot express this optimization problem in simple mathematical terms, we have deduced the optimum value for the coefficient e via a numerical simulator. The results of this optimization procedure will be presented in the next section. In case of the modified topologies, we had to reduce the window length to 1,000 periods, since we observed that the number of tones drastically diminished with increasing frame length. We attribute this observation to the relatively short lifetime of the remaining cyclic pattems. Recall that for any practical sampling rate in the MHz range, even a lifetime of 1,000 periods translates into a duration of a fraction of a millisecond. This renders the few surviving patterns very elusive. However, these temporary phenomena can still harm the dynamic range.
To obtain statistically significant numbers from the above described numerical pattern search procedure, we have simulated each modulator configuration 1,000 times.
In addition to detecting tonal pattems, we have also evaluated the maximum SNDR of each topology via a 216 point FFT. To obtain a reliable SNDR value, we have averaged the results of 4 simulations carried out with 4 different sinusoidal inputs spanning the entire modulator passband range. Each input signal possessed a normalized amplitude of 0.5, or a power of -9 dB, respectively. Figure 4 shows two possible responses of a single-stage 3'd order DSM to a DC input. One response reflects the system while trapped in a limit cycle. Consequently, the spectrum consists of a train of discrete tones. The other response displays the alternative random quantization noise spectrum shaped by the NTF of the modulator to minimize the passband noise power. While both cases yield a similar total in-band quantization noise power of approximately -104 dB, it is obvious that the random noise response will be preferred since it enables a higher SFDR. In all tonal simulations, we have assumed an idle input, since this is a fiequently occurring situation in a practical application (e.g. a pause between words in an audio recording system). To avoid any correlation among the many output sequences, we started each simulation with a different initial state vector x(0) by using Table 2 summarizes the numerical results we obtained from our exemplary Znd order system (cf. figure 2) .
The values listed in this two lower OSR values, the additional feedback path b3 has eliminated all cyclic patterns. For the OSR of 128, the number of detected pattems has been reduced from several hundred to merely 4. The reason for the not entirely successful prevention of cyclic patterns in the latter case is that fact that b3 must shrink as the square of the OSR to keep the passband noise power at a minimum (cf. equation 12). However, as expected, all three modified systems display an approximately 3.5 dB higher peak SNDR value.
As stated previously, our main objective in investigating the 3rd order system has been to find the optimum value for the additional feedback path e, i.e., the smallest value that effectively prevents tonal patterns. To obtain some meaningful results, we have simulated the system for three typical OSR values. In each case, we have logarithmically incremented e by factors of 2. In addition, we have also evaluated the resulting penalty in the maximum SNDR. The numerical results are listed in table 3. When viewing the values listed in table 3, it is important to mention that the additional feedback e not only drastically reduced the number of cyclic pattems, but also diminished their survival rate. In fact, if we extended the tonal search procedure over a window length of 2,500 clock periods, no cyclic patterns were to be found any more. Table 3 also reveals that the minimum e values required to prevent the occurrence of limit cycles turned out to be very small. Consequently, the resulting penalty in the maximum SNDR proved to be inconsequential. While this represents are very welcome result, the small e values may limit the application of the proposed method to digital circuitry, since it is difficult to implement such small coefficients by analog means (e.g due to the resulting large coefficient spread). In addition, in case of frequently utilized switched-capacitor circuits, the small sampling capacitor implementing e or the additional feedback coefficient b3 would generate a prohibitive amount of kTlC noise:. On the other hand, analog techniques possess a natural passive dithering scheme in form of thermal noise. If the power of the equivalent thermal noise source is on the order of the total in-band quantization noise, tonal patterns are very unlikely to occur. For example, if a designer targets a dynamic range of approximately 100 d€) with an OSR of 64, a tonal free performance would require the input sampling capacitor to be smaller than 1 pF.
CONCLUSIONS
By utilizing state space matrix notation, we have shown that the likelihood of encountering limit cycles in DSM systems, when connected to a DC input, can directly be linked to a property of the system matrix A, Provided matrix A-I maintains rank N, the chances for encountering cyclic output pattems will be extremely low. In case the original A matrix fails to satisfy this condition, we have shown that it is possible to achieve an excellent limit cycle immunity by simply adding another feedback path to the modulator loop filter. In contrast to previous limit cycle suppression techniques, the proposed topological modifications are readily implemented, at least in a digital system, without visibly penalizing the system's SNDR. In fact, the modified Znd order DSM performs even slightly better than the original system by yielding a 3.5 dB higher SNDR.
